Printronix P5000 Manual de Instruções Página 251

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
Vista de página 250
Data Controller
251
Data Controller
The data controller (DC) consists of the following elements:
68EC030 microprocessor
Two flash SIMM sockets, for up to 30MB of program memory
Two DRAM SIMM sockets, for up to 32MB of data memory
8K x 8 Non-Volatile Battery-Backed static RAM (NVRAM) for storage of
configuration and system statistical data
VX ASIC (Application-Specific Integrated Circuit)
Host I/O Drivers/Termination
68EC030 Microprocessor
A Motorola 68EC030 microprocessor serves as the processor of the DC unit.
This processor runs at 25 MHz on all models except the P5X05B, P5X10,
P5214, P5X15, and P5XKA.
On P5X05B, P5X10, P5214, P5X15, P5XKA printers the 68EC030 processor
runs at 40 MHz and the controller board on these models is called the “CMX
040.” The CMX 040 controller is backwards compatible with any P5000 series
printer, but must be used in P5X05B, P5X10, P5214, P5X15, and P5XKA
printers.
Although this chapter refers to the DC microprocessor as simply the “030,”
remember that two different clock speeds are available.
Flash Memory
The DC stores program and emulation code in flash memory. Flash memory
is erasable, non-volatile, and significantly faster than a disk drive.
The DC uses AMD 5.0V-only flash memory, which does not require higher
programming and erasing voltages on the board (it has an internal charge
pump to make these voltages itself). This memory supports at least 100,000
write/erase cycles. The flash memory is 32 bits wide. It is byte, word, and
double word readable, but is always written as double words.
Two 80-pin SIMM sockets are provided for flash memory. Up to 30MB of flash
(total), organized as up to four banks, may be installed in the two sockets on
the controller board. The boot code for the 68EC030 processor must reside in
bank 0.
Programs stored in flash memory are changed through the parallel or serial
port.
DRAM
System DRAM is used for program variables, image buffers, and input
buffers. All DRAM supports page mode operation and is addressable by
individual byte.
Two standard 72-pin DRAM SIMMs are used for expansion memory. The DC,
through the VX ASIC, may address up to 32MB of DRAM in four banks.
Vista de página 250
1 2 ... 246 247 248 249 250 251 252 253 254 255 256 ... 359 360

Comentários a estes Manuais

Sem comentários